Towards a DML Optimized Synthesis

Research output: Chapter in Book/Report/Conference proceedingChapter


In the previous chapter we discussed ways how to characterize DML cells into several libraries and use these with standard EDA tools. In this chapter we outline an optimized synthesis procedure for DML design. In a nutshell, this methodology involves changing certain...
Original languageEnglish
Title of host publicationDual Mode Logic
Place of PublicationCham, Switzerland
Number of pages13
StatePublished - 16 Dec 2020


  • ASIC
  • Automation
  • Characterization
  • Constraints
  • Correct precharge (CPC)
  • DML
  • DML synthesis
  • Electronic design automation (EDA)
  • Footed gates (FG)
  • Gate level (GTL)
  • Glitching
  • Hardware description language (HDL)
  • ISCAS benchmarks
  • Liberty
  • Perl
  • Post-synthesis
  • Pseudo-static
  • RTL-synthesis
  • Single transition requirement (STR)
  • Standard cell library
  • Standard flow
  • Static timing analysis (STA)

Cite this