Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing

Yehuda Kra; Adam Teman

doi:10.1109/ISCAS48785.2022.9937508

Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing

Yehuda Kra, Adam Teman

Bar-Ilan University - The Alexander Kofkin Faculty of Engineering

Bar-Ilan University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

The vast majority of digital systems are designed using pipelined sequential logic, thanks to a well-known and robust implementation flow with the ability to increase throughput simply by introducing intermediate sampling stages. However, adding these registers results in significant area and power overheads. Clockless Wave-Propagated Pipelining (CWPP) is a design approach that reaches high throughputs without the need for intermediate sampling registers.

Original language	English
Title of host publication	IEEE International Symposium on Circuits and Systems, ISCAS 2022
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1138-1139
Number of pages	2
ISBN (Electronic)	9781665484855
DOIs	https://doi.org/10.1109/ISCAS48785.2022.9937508
State	Published - 1 Jan 2022
Event	2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022 - Austin, United States Duration: 27 May 2022 → 1 Jun 2022

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	2022-May

Conference

Conference	2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022
Country/Territory	United States
City	Austin
Period	27/05/22 → 1/06/22

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/ISCAS48785.2022.9937508

Cite this

Kra, Y., & Teman, A. (2022). Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing. In IEEE International Symposium on Circuits and Systems, ISCAS 2022 (pp. 1138-1139). (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2022-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS48785.2022.9937508

@inproceedings{113f9bac0fa94b5888348e90a5d4f456,

title = "Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing",

abstract = "The vast majority of digital systems are designed using pipelined sequential logic, thanks to a well-known and robust implementation flow with the ability to increase throughput simply by introducing intermediate sampling stages. However, adding these registers results in significant area and power overheads. Clockless Wave-Propagated Pipelining (CWPP) is a design approach that reaches high throughputs without the need for intermediate sampling registers.",

author = "Yehuda Kra and Adam Teman",

note = "Publisher Copyright: {\textcopyright} 2022 IEEE.; 2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022 ; Conference date: 27-05-2022 Through 01-06-2022",

year = "2022",

month = jan,

day = "1",

doi = "10.1109/ISCAS48785.2022.9937508",

language = "الإنجليزيّة",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1138--1139",

booktitle = "IEEE International Symposium on Circuits and Systems, ISCAS 2022",

address = "الولايات المتّحدة",

}

Kra, Y & Teman, A 2022, Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing. in IEEE International Symposium on Circuits and Systems, ISCAS 2022. Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2022-May, Institute of Electrical and Electronics Engineers Inc., pp. 1138-1139, 2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022, Austin, United States, 27/05/22. https://doi.org/10.1109/ISCAS48785.2022.9937508

Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing. / Kra, Yehuda; Teman, Adam.
IEEE International Symposium on Circuits and Systems, ISCAS 2022. Institute of Electrical and Electronics Engineers Inc., 2022. p. 1138-1139 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2022-May).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing

AU - Kra, Yehuda

AU - Teman, Adam

PY - 2022/1/1

Y1 - 2022/1/1

N2 - The vast majority of digital systems are designed using pipelined sequential logic, thanks to a well-known and robust implementation flow with the ability to increase throughput simply by introducing intermediate sampling stages. However, adding these registers results in significant area and power overheads. Clockless Wave-Propagated Pipelining (CWPP) is a design approach that reaches high throughputs without the need for intermediate sampling registers.

AB - The vast majority of digital systems are designed using pipelined sequential logic, thanks to a well-known and robust implementation flow with the ability to increase throughput simply by introducing intermediate sampling stages. However, adding these registers results in significant area and power overheads. Clockless Wave-Propagated Pipelining (CWPP) is a design approach that reaches high throughputs without the need for intermediate sampling registers.

UR - http://www.scopus.com/inward/record.url?scp=85142521889&partnerID=8YFLogxK

U2 - 10.1109/ISCAS48785.2022.9937508

DO - 10.1109/ISCAS48785.2022.9937508

M3 - منشور من مؤتمر

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 1138

EP - 1139

BT - IEEE International Symposium on Circuits and Systems, ISCAS 2022

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022

Y2 - 27 May 2022 through 1 June 2022

ER -

Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing

Abstract

Publication series

Conference

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Cite this