@inproceedings{2ae3086e9f304501ba7dc3f0224a52fb,
title = "Rate-compatible and high-throughput architecture designs for encoding LDPC codes",
abstract = "Low-density parity-check (LDPC) codes are known for superior performance over a wide range of codes for communication and memory systems. In many practical scenarios, adaptive ECC system is preferred that can adapt to various codes with varying channel conditions since the behavior of errors changes with time and space. This paper presents two architectural designs for efficient encoding of LDPC codes to support different code rates and lengths, which can be used for several applications. The proposed designs allow switching among different codes without any hardware modification. The first proposed design achieves extremely high throughput by removing the memory from the encoder, while still being able to adapt to a few predefined codes. The other architecture can adapt to any arbitrary code by using the memory for configuration, and yet, it achieves up to 12.9x throughput and 17.5x area improvement as compared to fully-reconfigurable encoders proposed in literature.",
keywords = "ECC, IRA-LDPC, LDPC, NAND flash, QC-LDPC, encoder",
author = "Nishil Talati and Zhiying Wang and Shahar Kvatinsky",
note = "Publisher Copyright: {\textcopyright} 2017 IEEE.; 50th IEEE International Symposium on Circuits and Systems, ISCAS 2017 ; Conference date: 28-05-2017 Through 31-05-2017",
year = "2017",
month = sep,
day = "25",
doi = "https://doi.org/10.1109/ISCAS.2017.8050836",
language = "الإنجليزيّة",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
booktitle = "IEEE International Symposium on Circuits and Systems",
}