Abstract
This chapter discusses the concept behind DML. It presents DML basic architectures at the circuit level and describes the two modes of DML operation in detail. Specifically, it elaborates on the range of device-level topologies to construct a DML gate and the valid...
Original language | English |
---|---|
Title of host publication | Dual Mode Logic |
Place of Publication | Cham, Switzerland |
Pages | 25-33 |
Number of pages | 9 |
DOIs | |
State | Published - 16 Dec 2020 |
Keywords
- Critical path (CP)
- Drive strength
- Dual mode logic (DML)
- Dynamic mode
- Keeper
- Minimum delay point (MDP)
- Minimum energy point (MEP)
- Pull-down network (PDN)
- Pull-up network (PUN)
- Sizing
- Static logic
- Static mode
- Type-A
- Type-B
- Un-footed
- Upsizing