High sensitivity detector with robust PVT performance for 60GHz BiST phased array systems in 90nm CMOS

Emanuel Cohen, Amichay Israel, Ofir Degani, Dan Ritter

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A built in self test (BiST) system for a 60GHz phased array chip with high sensitivity large dynamic range detectors is presented. The system measures the array phase shifter relative step with an accuracy of 5deg and the gain of the TX and RX chain through loopback with an accuracy of +/-1dB across process, temperature, and voltage (PVT). The system is composed of an RF combining detector path between chains with switched coupling, low noise detectors based on self mixing, and bias circuits that compensate for temperature and process variation. The Detector off state load on the PA output is 0.2dB.

Original languageEnglish
Title of host publication2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF 2012 - Digest of Papers
Pages211-214
Number of pages4
DOIs
StatePublished - 2012
Event2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF 2012 - Santa Clara, CA, United States
Duration: 16 Jan 201218 Jan 2012

Publication series

Name2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF 2012 - Digest of Papers

Conference

Conference2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF 2012
Country/TerritoryUnited States
CitySanta Clara, CA
Period16/01/1218/01/12

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'High sensitivity detector with robust PVT performance for 60GHz BiST phased array systems in 90nm CMOS'. Together they form a unique fingerprint.

Cite this