Fast constant time implementations of ZUC-256 on x86 CPUs

Nir Drucker; Shay Gueron

doi:https://doi.org/10.1109/CCNC.2019.8651851

Fast constant time implementations of ZUC-256 on x86 CPUs

Nir Drucker, Shay Gueron

Department of Mathematics

University of Haifa

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

ZUC-256 is a Pseudo Random Number Generator (PRNG) that is proposed as a successor of ZUC-128. Similarly to ZUC-128 that is incorporated in the 128-EEA3 and 128-EIA3 encryption and integrity algorithms, ZUC-256 is designed to offer 256-bit security and to be incorporated in the upcoming encryption and authentication algorithm in 5G technologies. In this context software optimizations of ZUC-256 are desired. This paper proposes several ZUC-256 optimizations for x86 processors, especially, modern processors that have efficient AVX vectorization. Surprisingly, we also show that AES-NI can also be used for ZUC-256 and help creating constant-time implementations. Our results show speedup of up to 4.5 x(per key stream) when computational tasks are parallelized efficiently.

Original language	American English
Title of host publication	2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781538655535
DOIs	https://doi.org/10.1109/CCNC.2019.8651851
State	Published - 25 Feb 2019
Event	16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019 - Las Vegas, United States Duration: 11 Jan 2019 → 14 Jan 2019

Publication series

Name	2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019

Conference

Conference	16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019
Country/Territory	United States
City	Las Vegas
Period	11/01/19 → 14/01/19

Keywords

5G
PRNG
Software optimizations
Stream ciphers
Vectorized implementation
ZUC-256

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering
Computer Networks and Communications

Access to Document

https://doi.org/10.1109/CCNC.2019.8651851

Cite this

Drucker, N., & Gueron, S. (2019). Fast constant time implementations of ZUC-256 on x86 CPUs. In 2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019 Article 8651851 (2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CCNC.2019.8651851

@inproceedings{32aa73234442478e81b1d3dea13970ee,

title = "Fast constant time implementations of ZUC-256 on x86 CPUs",

abstract = "ZUC-256 is a Pseudo Random Number Generator (PRNG) that is proposed as a successor of ZUC-128. Similarly to ZUC-128 that is incorporated in the 128-EEA3 and 128-EIA3 encryption and integrity algorithms, ZUC-256 is designed to offer 256-bit security and to be incorporated in the upcoming encryption and authentication algorithm in 5G technologies. In this context software optimizations of ZUC-256 are desired. This paper proposes several ZUC-256 optimizations for x86 processors, especially, modern processors that have efficient AVX vectorization. Surprisingly, we also show that AES-NI can also be used for ZUC-256 and help creating constant-time implementations. Our results show speedup of up to 4.5 x(per key stream) when computational tasks are parallelized efficiently.",

keywords = "5G, PRNG, Software optimizations, Stream ciphers, Vectorized implementation, ZUC-256",

author = "Nir Drucker and Shay Gueron",

note = "Publisher Copyright: {\textcopyright} 2019 IEEE.; 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019 ; Conference date: 11-01-2019 Through 14-01-2019",

year = "2019",

month = feb,

day = "25",

doi = "https://doi.org/10.1109/CCNC.2019.8651851",

language = "American English",

series = "2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019",

address = "United States",

}

Drucker, N & Gueron, S 2019, Fast constant time implementations of ZUC-256 on x86 CPUs. in 2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019., 8651851, 2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019, Institute of Electrical and Electronics Engineers Inc., 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019, Las Vegas, United States, 11/01/19. https://doi.org/10.1109/CCNC.2019.8651851

Fast constant time implementations of ZUC-256 on x86 CPUs. / Drucker, Nir; Gueron, Shay.
2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8651851 (2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Fast constant time implementations of ZUC-256 on x86 CPUs

AU - Drucker, Nir

AU - Gueron, Shay

PY - 2019/2/25

Y1 - 2019/2/25

N2 - ZUC-256 is a Pseudo Random Number Generator (PRNG) that is proposed as a successor of ZUC-128. Similarly to ZUC-128 that is incorporated in the 128-EEA3 and 128-EIA3 encryption and integrity algorithms, ZUC-256 is designed to offer 256-bit security and to be incorporated in the upcoming encryption and authentication algorithm in 5G technologies. In this context software optimizations of ZUC-256 are desired. This paper proposes several ZUC-256 optimizations for x86 processors, especially, modern processors that have efficient AVX vectorization. Surprisingly, we also show that AES-NI can also be used for ZUC-256 and help creating constant-time implementations. Our results show speedup of up to 4.5 x(per key stream) when computational tasks are parallelized efficiently.

AB - ZUC-256 is a Pseudo Random Number Generator (PRNG) that is proposed as a successor of ZUC-128. Similarly to ZUC-128 that is incorporated in the 128-EEA3 and 128-EIA3 encryption and integrity algorithms, ZUC-256 is designed to offer 256-bit security and to be incorporated in the upcoming encryption and authentication algorithm in 5G technologies. In this context software optimizations of ZUC-256 are desired. This paper proposes several ZUC-256 optimizations for x86 processors, especially, modern processors that have efficient AVX vectorization. Surprisingly, we also show that AES-NI can also be used for ZUC-256 and help creating constant-time implementations. Our results show speedup of up to 4.5 x(per key stream) when computational tasks are parallelized efficiently.

KW - 5G

KW - PRNG

KW - Software optimizations

KW - Stream ciphers

KW - Vectorized implementation

KW - ZUC-256

UR - http://www.scopus.com/inward/record.url?scp=85063478059&partnerID=8YFLogxK

U2 - https://doi.org/10.1109/CCNC.2019.8651851

DO - https://doi.org/10.1109/CCNC.2019.8651851

M3 - Conference contribution

T3 - 2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019

BT - 2019 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 16th IEEE Annual Consumer Communications and Networking Conference, CCNC 2019

Y2 - 11 January 2019 through 14 January 2019

ER -

Fast constant time implementations of ZUC-256 on x86 CPUs

Abstract

Publication series

Conference

Keywords

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this