An improved model for delay/energy estimation in near-threshold flip-flops

Sagi Fisher, Raz Dagan, Sagi Blonder, Alexander Fish

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Near-threshold (NT) FFs, which operate from a supply voltage close to the transistor threshold voltage, are considered as a good alternative for portable applications, where low power dissipation with reasonable performance is the main demand. This paper presents an improved model for delay/energy estimation of the NT FFs. The proposed model, based on the EKV current and alpha power law models, improves the existing model by taking into account the rise and fall times of all internal nodes of the FF. The fitting parameters that are required for the model development were extracted from measurements of a test chip that was fabricated in a standard CMOS low power 80nm process. We show how the proposed model can be utilized for NT Master-Slave FF delay and energy estimation, showing an improvement of up to x100 in the precision of calculations compared to the existing model.

Original languageEnglish
Title of host publication2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Pages1065-1068
Number of pages4
DOIs
StatePublished - 2 Aug 2011
Event2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 - Rio de Janeiro, Brazil
Duration: 15 May 201118 May 2011

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems

Conference

Conference2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Country/TerritoryBrazil
CityRio de Janeiro
Period15/05/1118/05/11

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'An improved model for delay/energy estimation in near-threshold flip-flops'. Together they form a unique fingerprint.

Cite this