A Distributed Cascode Power Amplifier with an Integrated Analog SIC Filter for Full-Duplex Wireless Operation in 65 nm CMOS

Itamar Melamed, Nimrod Ginzberg, Omer Malka, Emanuel Cohen

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this work, we propose a fully integrated transmitter front-end based on a balanced distributed cascode power amplifier and a passive second-order reconfigurable reflective self-interference cancellation (SIC) filter for full-duplex wireless applications. The balanced topology provides inherent passive transmit-receive (TX-RX) isolation complemented by the passive SIC filter, which accounts for the signal, noise, and nonlinearity components of the direct TX-RX leakages and the reflections from a commercial Wi-Fi antenna. A front-end chip prototype fabricated in TSMC's 65 nm CMOS process operating between 5-6 GHz and occupying the area of 1.2 mm2achieves 19.5 dBm Psat with 31% peak PAE, 17 dBm OP1dB, and 8-10 dB RX noise figure, along with 40 dB of TX-RX isolation and -30 dB TX EVM at 10 dB power backoff using a 20 MHz Wi-Fi OFDM signal without DPD.

Original languageEnglish
Title of host publication2023 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2023
EditorsJennifer Kitchen, Steven Turner
Pages221-224
Number of pages4
ISBN (Electronic)9798350321227
DOIs
StatePublished - 2023
Event2023 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2023 - San Diego, United States
Duration: 11 Jun 202313 Jun 2023

Publication series

NameDigest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
Volume2023-June

Conference

Conference2023 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2023
Country/TerritoryUnited States
CitySan Diego
Period11/06/2313/06/23

Keywords

  • Electrical-Balanced Duplexer (EBD)
  • Full-duplex
  • Power Amplifier
  • self-interference cancellation (SIC)

All Science Journal Classification (ASJC) codes

  • General Engineering

Fingerprint

Dive into the research topics of 'A Distributed Cascode Power Amplifier with an Integrated Analog SIC Filter for Full-Duplex Wireless Operation in 65 nm CMOS'. Together they form a unique fingerprint.

Cite this