@inproceedings{852075bad51b4e71950a9e0e30cbe3b7,
title = "A Distributed Cascode Power Amplifier with an Integrated Analog SIC Filter for Full-Duplex Wireless Operation in 65 nm CMOS",
abstract = "In this work, we propose a fully integrated transmitter front-end based on a balanced distributed cascode power amplifier and a passive second-order reconfigurable reflective self-interference cancellation (SIC) filter for full-duplex wireless applications. The balanced topology provides inherent passive transmit-receive (TX-RX) isolation complemented by the passive SIC filter, which accounts for the signal, noise, and nonlinearity components of the direct TX-RX leakages and the reflections from a commercial Wi-Fi antenna. A front-end chip prototype fabricated in TSMC's 65 nm CMOS process operating between 5-6 GHz and occupying the area of 1.2 mm2achieves 19.5 dBm Psat with 31% peak PAE, 17 dBm OP1dB, and 8-10 dB RX noise figure, along with 40 dB of TX-RX isolation and -30 dB TX EVM at 10 dB power backoff using a 20 MHz Wi-Fi OFDM signal without DPD.",
keywords = "Electrical-Balanced Duplexer (EBD), Full-duplex, Power Amplifier, self-interference cancellation (SIC)",
author = "Itamar Melamed and Nimrod Ginzberg and Omer Malka and Emanuel Cohen",
note = "Publisher Copyright: {\textcopyright} 2023 IEEE.; 2023 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2023 ; Conference date: 11-06-2023 Through 13-06-2023",
year = "2023",
doi = "10.1109/RFIC54547.2023.10186122",
language = "الإنجليزيّة",
series = "Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium",
pages = "221--224",
editor = "Jennifer Kitchen and Steven Turner",
booktitle = "2023 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2023",
}